The goal is a fault-tolerant, self-aware, low-power, multi-core computer for space missions with thousands of simple cores, achieving speed through concurrency. A second goal is that the system is not difficult to program. The proposed machine decides how to achieve concurrency, in real-time, rather than programmers who now spend considerable effort carefully orchestrating every data item's location and movement. Closely related, fault-tolerant and power-aware re-organizing behavior is automatic. The driving features of the system are: simple hardware that is modular in the extreme, with no shared memory, and software with significant run-time reorganizing capability.


    Access

    Access via TIB

    Check availability in my library

    Order at Subito €


    Export, share and cite



    Title :

    The design of a fault-tolerant, real-time, multi-core computer system


    Contributors:


    Publication date :

    2011


    Size :

    8 Seiten, 17 Quellen




    Type of media :

    Conference paper


    Type of material :

    Print


    Language :

    English





    Fault-tolerant computer system

    Avizienis, A. A. / Rennels, D. A. / Ercegovac, M. | NTRS | 1979


    Fault-tolerant computer system design using GRAMP

    Dolny, L.J. / Fleming, R.E. / Deltoff, R.L. | Tema Archive | 1983


    Time triggered protocol - fault-tolerant real-time communication

    Poledna,S. / TTTech Computertechnik,AT | Automotive engineering | 2000