Report presents mathematical principles of Berlekamp bit serial multiplier algorithm and its application to design of very-large-scale integrated (VLSI) encoders for Reed-Solomon error-correcting codes. Structure made readily on single chip of negatively doped channel metal oxide semiconductor.


    Access

    Access via TIB

    Check availability in my library


    Export, share and cite



    Title :

    Reed-Solomon Encoder


    Contributors:
    Troung, T. K. (author) / Reed, I. S. (author) / Deutsch, L. J. (author) / Hsu, I. S. (author) / Wang, K. (author) / Yeh, C. S. (author)

    Published in:

    Publication date :

    1985-01-01



    Type of media :

    Miscellaneous


    Type of material :

    No indication


    Language :

    English




    VLSI Reed-Solomon Encoder

    Liu, K. Y. | NTRS | 1983


    Single-Chip VLSI Reed-Solomon Encoder

    Truong, T. K. / Deutsch, L. J. / Reed, I. S. | NTRS | 1986


    VLSI Reed-Solomon Encoder With Interleaver

    Hsu, In-Shek / Deutsch, L. J. / Truong, Trieu-Kie et al. | NTRS | 1990



    Control Circuit For Reed-Solomon Encoder

    Ross, Douglas | NTRS | 1992