We propose a novel 300 MHz embedded flash memory for dual-core microcontrollers targeting shared ROM architecture. One of the features is a three-stage pipeline read operation, which enables reduced access pitch and therefore reduced performance penalty due to shared ROM access conflict. The second feature is a highly sensitive sense amplifier that achieves efficient pipeline operation with two-cycle latency one-cycle pitch because of a shortened sense time of 0.63 ns. The combination of the pipeline architecture and the proposed sense amplifiers achieves significant reduction in access-conflict penalties with shared ROM and enhanced performance of 32-bit RISC dual-core microcontrollers by 30%.


    Zugriff

    Zugriff über TIB

    Verfügbarkeit in meiner Bibliothek prüfen

    Bestellung bei Subito €


    Exportieren, teilen und zitieren



    Titel :

    A 300 MHz embedded flash memory with pipeline architecture and offset-free sense amplifiers for dual-core automotive microcontrollers


    Beteiligte:
    Kajiyama, S. (Autor:in) / Fujito, M. (Autor:in) / Kasai, H. (Autor:in) / Mizuno, M. (Autor:in) / Yamaguchi, T. (Autor:in) / Shinagawa, Y. (Autor:in)


    Erscheinungsdatum :

    2008


    Format / Umfang :

    4 Seiten, 6 Quellen




    Medientyp :

    Aufsatz (Konferenz)


    Format :

    Print


    Sprache :

    Englisch





    Safety Integrity of Memory Sub-Systems in Automotive Microcontrollers

    Mariani, R. / Colucci, F. / Fuhrmann, P. et al. | British Library Conference Proceedings | 2007


    New trends in automotive microcontrollers

    Bannatyne,R. / Motorola Semiconductor Products,US | Kraftfahrwesen | 1997


    New Trends in Automotive Microcontrollers

    Bannatyne, R. | British Library Conference Proceedings | 1997


    Safety integrity of memory sub-systems in automotive microcontrollers

    Mariani,R. / Colucci,F. / Fuhrmann,P. et al. | Kraftfahrwesen | 2007